

Appln No. 10/043,763

Amdt date April 12, 2004

Reply to Office action of January 12, 2004

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Canceled)

2. (Previously Presented) A method of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

accepting a pad voltage from an external voltage source;

comparing the power supply voltage to a predetermined value;

coupling a bias voltage for the integrated circuit to a gate of a PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value; and

coupling the pad voltage to a bias\_mid node through the PMOS device to provide the bias voltage for the integrated circuit when the power supply is below the predetermined value,

wherein coupling the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value comprises coupling the bias voltage to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device through a first plurality of diode connected MOS devices when the power supply is below the predetermined value.

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

3. (Canceled)

4. (Previously Presented) A method of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

accepting a pad voltage from an external voltage source;

comparing the power supply voltage to a predetermined value;

coupling a bias voltage for the integrated circuit to a gate of a PMOS (P-channel Metal Oxide Semiconductor) device when the power supply is below the predetermined value; and

providing the pad voltage to an input of a plurality of diode connected MOS devices; and

coupling an output of the plurality of diode connected MOS devices to the drain of the PMOS device to couple the pad voltage to a bias\_mid node to provide the bias voltage for the integrated circuit when the power supply is below the predetermined value.

Claims 5-22 (cancelled)

23. (Previously Presented) A method for generating a bias voltage (bias\_mid) from a pad voltage (Vpad), when a power supply ( $V_{DDO}$ ) is not present the method comprising:

providing  $V_{DDO}$  to a gate of a first semiconductor device;

providing bias\_mid to a source of the first semiconductor device such that the first semiconductor device will turn off when  $V_{DDO} - \text{bias\_mid}$  is less than the threshold of the first semiconductor device; and

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

providing bias<sub>mid</sub> to a gate of a MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple V<sub>pad</sub> to bias<sub>mid</sub>,

wherein providing bias<sub>mid</sub> to the gate of the MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple V<sub>pad</sub> to bias<sub>mid</sub> comprises:

turning on a second semiconductor device and turning off a third semiconductor device which is coupled to the second semiconductor device thereby providing bias<sub>mid</sub> to the gate of the MOS device to turn on the MOS device; and

using the turn on of the MOS device to couple V<sub>pad</sub> to bias<sub>mid</sub>, and

wherein using the turn on of the MOS device to couple V<sub>pad</sub> to bias<sub>mid</sub> comprises:

providing the pad voltage to an input of a first plurality of diode connected MOS devices; and

coupling an output of the first plurality of diode connected MOS devices to the drain of the MOS device.

24. (Previously Presented) A method for generating a bias voltage (bias<sub>mid</sub>) from a pad voltage (V<sub>pad</sub>), when a power supply (V<sub>DDO</sub>) is not present the method comprising:

providing V<sub>DDO</sub> to a gate of a first semiconductor device;

providing bias<sub>mid</sub> to a source of the first semiconductor device such that the first semiconductor device will turn off when V<sub>DDO</sub> - bias<sub>mid</sub> is less than the threshold of the first semiconductor device; and

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

providing bias\_mid to a gate of a MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple Vpad to bias\_mid,

wherein providing bias\_mid to the gate of the MOS device comprises providing bias\_mid to the gate of the MOS device through a second plurality of diode connected MOS devices in response to the turn off of the first semiconductor device.

25. (Previously Presented) A method for generating a bias voltage (bias\_mid) from a pad voltage (Vpad), when a power supply ( $V_{DDO}$ ) is not present the method comprising:

providing  $V_{DDO}$  to a gate of a first semiconductor device;

providing bias\_mid to a source of the first semiconductor device such that the first semiconductor device will turn off when  $V_{DDO} - \text{bias\_mid}$  is less than the threshold of the first semiconductor device; and

providing bias\_mid to a gate of a MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple Vpad to bias\_mid,

wherein providing bias\_mid to the gate of the MOS device in response to the turn off of the first semiconductor device to turn on the MOS device to couple Vpad to bias\_mid comprises:

turning on a second semiconductor device and turning off a third semiconductor device which is coupled to the second semiconductor device thereby providing bias\_mid to the gate of the MOS device to turn on the MOS device; and

using the turn on of the MOS device to couple Vpad to bias\_mid, and

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

wherein turning on a second semiconductor device and turning off a third semiconductor device comprises turning on a second semiconductor device, coupling  $V_{pad}$  to a gate of the third semiconductor device through a third plurality of diode connected MOS devices and the second semiconductor device to turn off the third semiconductor device.

26. (Previously Presented) The method of claim 4 further comprising:

providing  $V_{DD0}$  to a gate of a first semiconductor device

providing the bias voltage for the integrated circuit to a source of the first semiconductor device such that the first semiconductor device will turn off when  $V_{DD0}$  minus the bias voltage for the integrated circuit is less than the threshold of the first semiconductor device; and

providing the bias voltage for the integrated circuit to the PMOS (P-channel Metal Oxide Semiconductor) device in response to the turn off of the first semiconductor device to couple the pad voltage to a bias\_mid node to provide the bias voltage for the integrated circuit when the power supply is below the predetermined value.

27. (Previously Presented) The method of claim 4 wherein providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device in response to the turn off of the first semiconductor device to couple the pad voltage to a bias\_mid node comprises:

turning on a second semiconductor device and turning off a third semiconductor device which is coupled to the second

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

semiconductor device thereby providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device to turn on the PMOS (P-channel Metal Oxide Semiconductor) device; and

using the turn on of the PMOS (P-channel Metal Oxide Semiconductor) device to couple the pad voltage to a bias\_mid node comprises.

28. (Previously Presented) The method of claim 4 wherein providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) device comprises providing the bias voltage for the integrated circuit to the gate of the PMOS (P-channel Metal Oxide Semiconductor) through a second plurality of diode connected MOS devices in response to the turn off of the first semiconductor device.

29. (Previously Presented) The method of claim 27 wherein turning on a second semiconductor device and turning off a third semiconductor device comprises turning on a second semiconductor device, coupling the bias voltage for the integrated circuit to a gate of the third semiconductor device through a third plurality of diode connected MOS devices and the second semiconductor device to turn off the third semiconductor device.

30. (New) A method of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

accepting a pad voltage from an external voltage source to the integrated circuit; and

if the power supply voltage has a first value less than a predetermined value:

turning off a first switch disposed between the pad voltage and a gate terminal of a second switch disposed between the pad voltage and a bias node; and

turning on a third switch disposed between the bias node and the gate terminal of the second switch,

thereby turning on the second switch to provide a bias voltage for the integrated circuit at the bias node.

31. (New) The method of claim 30, wherein the pad voltage is applied at the bias node as the bias voltage through a plurality of diode connected transistors and the second switch.

32. (New) The method of claim 30, wherein said turning off the first switch comprises applying the pad voltage at a gate terminal of the first switch through a plurality of diode connected transistors.

33. (New) The method of claim 32, wherein said applying the pad voltage comprises turning on a fourth switch disposed between the gate terminal of the first switch and the pad voltage.

**Appln No. 10/043,763**

**Amdt date April 12, 2004**

**Reply to Office action of January 12, 2004**

34. (New) The method of claim 30, wherein the third switch is coupled to the gate terminal of the second switch through a plurality of diode connected transistors.

35. (New) The method of claim 30, further comprising:

if the power supply voltage has a second value greater than the predetermined value, turning off the second switch, such that the pad voltage is not provided to the bias node through the second switch.